ultraembedded/cores

Various HDL (Verilog) IP Cores

VerilogCC++SystemVerilogMakefileaudioasicfpgausbrtlverilogspisramuartverilog-hdlverilog-componentsverilatori2ssdram
This is stars and forks stats for /ultraembedded/cores repository. As of 28 Apr, 2024 this repository has 575 stars and 185 forks.

Various HDL (Verilog) IP Cores Github: http://github.com/ultraembedded/cores Cloning This repo contains submodules, to clone them; git clone --recursive https://github.com/ultraembedded/cores.git Catalogue Name Description asram16_axi4 AXI4 -> Async SRAM (16-bit) Interface dbg_bridge UART -> AXI4 Debug Bridge dvi_framebuffer DVI/HDMI framebuffer with AXI-4 bus master ftdi_async_bridge FTDI Asynchronous FIFO Interface (Wishbone) ftdi_bridge FTDI Asynchronous/Synchronous FIFO Interface (AXI-4) ft60x_axi FTDI...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
Haivision/srtC++CCMake2.7k07820
NASA-SW-VnV/ikosC++LLVMPython1.9k01740
LiteLDev/LiteLoaderBDSC++Other8030990
project-chip/connectedhomeipC++PythonJava6.4k01.7k0
Klerith/clean-courseHTMLCSSTypeScript7805570
horizon-ui/horizon-ui-chakraJavaScriptCSSHTML1.9k03350
aFarkas/lazysizesJavaScriptHTMLCSS17.1k01.8k0
wechat-miniprogram/minigame-unity-webgl-transformCJavaScriptPython2.2k03710
skorotkiewicz/LicomJavaScriptCSSHTML46010
bloomberg/memrayPythonC++Cython11.2k03630