chipsalliance/Cores-SweRV-EL2

VeeR EL2 Core

SystemVerilogPythonPerlCMakefileVerilogOtherfpgaprocessorriscvrtlrisc-vopen-source-hardwarefusesocverilatorriscv32western-digitalaxi4ahb-liteasic-designel2
This is stars and forks stats for /chipsalliance/Cores-SweRV-EL2 repository. As of 29 Apr, 2024 this repository has 194 stars and 55 forks.

VeeR EL2 RISC-V Core This repository contains the VeeR EL2 RISC-V Core design RTL. License By contributing to this project, you agree that your contribution is governed by Apache-2.0. Files under the tools directory may be available under a different license. Please review individual files for details. Directory Structure ├── configs # Configurations Dir │   └── snapshots # Where generated configuration files are created ├── design # Design root dir │  ...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
SuikaXhq/seu-bachelor-thesis-2022TeXPostScriptOther58020
Tencent/tmagic-editorTypeScriptVueSCSS3.8k06360
google/wireitTypeScriptOther4.7k0910
SigNoz/signozTypeScriptGoShell14.7k08750
NativeScript/NativeScriptTypeScriptJavaJavaScript23k01.7k0
Inori/GPCS4C++CPython1.9k01430
Serial-Studio/Serial-StudioC++CQML3.7k05690
zealdocs/zealC++CMakeOther10.7k07730
monero-project/moneroC++CPython8.2k+83.5k+1
xenia-project/xeniaC++AssemblyPython7.3k01.1k0