syntacore/scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilogCMakefileAssemblycoreriscvrtlipverilogrisc-vrv32irv32erv32imcrv32emc
This is stars and forks stats for /syntacore/scr1 repository. As of 29 Apr, 2024 this repository has 689 stars and 240 forks.

SCR1 RISC-V Core SCR1 is an open-source and free to use RISC-V compatible MCU-class core, designed and maintained by Syntacore. It is industry-grade and silicon-proven (including full-wafer production), works out of the box in all major EDA flows and Verilator, and comes with extensive collateral and documentation. Key features Open sourced under SHL-license (see LICENSE file) - unrestricted commercial use allowed RV32I or RV32E ISA base + optional RVM and RVC standard extensions Machine privilege...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
rstudio/rticlesTeXPostScriptR1.4k05150
dyweb/Deedy-Resume-for-ChineseTeXMakefileShell38001060
vercel/commerceTypeScriptJavaScriptCSS9.2k03.2k0
misskey-dev/misskeyTypeScriptVueJavaScript8.6k01.1k0
OpenTimer/OpenTimerVerilogC++Tcl47201390
wwmm/easyeffectsC++ShellPython5.3k02510
rethinkdb/rethinkdbC++PythonJavaScript26.3k+61.9k0
TheAlgorithms/C-Plus-PlusC++CMakeOther26.3k06.6k0
root-project/rootC++CJavaScript2.3k01.2k0
rutura/The-C-20-Masterclass-Source-CodeC++1.4k07870