phoeniX-Digital-Design/phoeniX

phoeniX RISC-V Processor

VerilogShellAssemblyCPythonMakefileSystemVerilogcpufpgaembedded-systemsriscvmicroprocessorcomputer-architecturevlsirisc-vrv32icpu-design
This is stars and forks stats for /phoeniX-Digital-Design/phoeniX repository. As of 04 May, 2024 this repository has 22 stars and 1 forks.

phoeniX RISC-V processor is designed in Verilog HDL based on the 32-bit Base Instrcution Set of RISC-V Instruction Set Architecture and can execute RV32I instructions. Support for other extensions will be covered in the upcoming updates. You can find a full list of RISC-V assembly instructions in the ISA Specifications Documents. The core can be implemented as a softcore CPU on Xilinx 7 Ultrascale/Ultrascale+ series FPGA boards using logic synthesis. This allows flexible integration of the core's...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
PatrikFehrenbach/BugBountyBlueprintVuePythonJavaScript34040
mmgordon82/BurpSuiteInstallerBatchfileShellGo16070
labwc/labwcCOther1.2k+101150
shauninman/MinUICShellMakefile83010
jpillora/jquery.carouselCoffeeScript0000
OS-GEI-IGUALADA-2223/HandsOnCSSJavaScriptHandlebars00170
nickcoutsos/metronomeCSS4010
obsidian-community/obsidian-hubCSS507+91150
FlorisE/neural-labelingCudaC++Python27020
apecloud/helm-chartsCUESmartyMustache2000