The-OpenROAD-Project/OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

VerilogC++TclCYaccSWIGOthercpptcledartlverilogdefgdsiitiming-analysisopenroadlefopendb-database
This is stars and forks stats for /The-OpenROAD-Project/OpenROAD repository. As of 27 Apr, 2024 this repository has 986 stars and 372 forks.

OpenROAD About OpenROAD OpenROAD is the leading open-source, foundational application for semiconductor digital design. The OpenROAD flow delivers an Autonomous, No-Human-In-Loop (NHIL) flow, 24 hour turnaround from RTL-GDSII for rapid design exploration and physical design implementation. %%{ init: { 'theme': 'neutral', 'themeVariables': { 'textColor': '#000000', 'noteTextColor' : '#000000', 'fontSize': '20px' } } }%% flowchart LR b0[ ...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
pConst/basic_verilogVerilogVHDLSystemVerilog1.3k03030
ucb-bar/nvdla-wrapperVerilogOther15070
ucb-bar/sha3VerilogCScala720190
alexforencich/verilog-axiVerilogPythonMakefile1.1k+53610
T-head-Semi/openc910VerilogAssemblyC90602480
neovim/neovimVim ScriptCLua70k+1334.9k+10
vim-test/vim-testVim ScriptOther2.8k03800
youngyangyang04/PowerVimVim ScriptJavaSmarty1.3k02160
liuchengxu/vista.vimVim ScriptOther1.8k0860
sbdchd/neoformatVim ScriptPythonShell1.9k+31800