pConst/basic_verilog

Must-have verilog systemverilog modules

VerilogVHDLSystemVerilogHTMLC++JavaOtherspi-interfacefpgahlsencoderdelaytclverilogdebouncexilinxsynchronizeruartalterauart-verilogfifopwmuart-protocolspi-masteruart-controlleruart-txuart-receiver
This is stars and forks stats for /pConst/basic_verilog repository. As of 25 Apr, 2024 this repository has 1290 stars and 303 forks.

Must-have verilog systemverilog modules Originally published as part of https://github.com/pConst/basic_verilog by Konstantin Pavlov, [email protected] Hi! This is a collection of Verilog SystemVerilog synthesizable modules. All the code is highly reusable across typical FPGA projects and mainstream FPGA vendors. Please feel free to make pull requests or contact me in case you spot any code issues. Also, give me a pleasure, tell me if the code has got succesfully implemented in your hobby, scientific...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
ucb-bar/nvdla-wrapperVerilogOther15070
ucb-bar/sha3VerilogCScala720190
alexforencich/verilog-axiVerilogPythonMakefile1.1k+53610
T-head-Semi/openc910VerilogAssemblyC90602480
neovim/neovimVim ScriptCLua70k+1334.9k+10
vim-test/vim-testVim ScriptOther2.8k03800
youngyangyang04/PowerVimVim ScriptJavaSmarty1.3k02160
liuchengxu/vista.vimVim ScriptOther1.8k0860
sheerun/vim-polyglotVim ScriptOther5.4k03020
neoclide/coc-snippetsTypeScriptVim ScriptPython9410400