This is stars and forks stats for /va7deo/MegaSys1_A repository. As of 29 Apr, 2024 this repository has 13 stars and 2 forks.
Jaleco Mega System 1 A FPGA Implementation FPGA compatible core of Jaleco's Mega System 1 A (P-47 based) arcade hardware for MiSTerFPGA written by Darren Olafson with assistance from atrac17. Verified against a authentic P-47: The Freedom Fighter PCB purchased by atrac17. The intent is for this core to be a 1:1 playable implementation of the Mega System 1 A arcade hardware. Currently in beta state, this core is in active development. Additional Mega System 1 arcade titles will be in separate repositories...
Jaleco Mega System 1 A FPGA Implementation FPGA compatible core of Jaleco's Mega System 1 A (P-47 based) arcade hardware for MiSTerFPGA written by Darren Olafson with assistance from atrac17. Verified against a authentic P-47: The Freedom Fighter PCB purchased by atrac17. The intent is for this core to be a 1:1 playable implementation of the Mega System 1 A arcade hardware. Currently in beta state, this core is in active development. Additional Mega System 1 arcade titles will be in separate repositories...
| repo | techs | stars | weekly | forks | weekly |
|---|---|---|---|---|---|
| Gralerfics/FmcPGA | VHDLVerilogOther | 36 | 0 | 3 | 0 |
| Xilinx/Vivado-Design-Tutorials | TclSystemVerilogVerilog | 84 | 0 | 56 | 0 |
| jrobertfisher/AT-D578UV-software-mic | TeXHTMLPython | 4 | 0 | 1 | 0 |
| cepdnaclk/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs | VerilogPythonOther | 1 | 0 | 2 | 0 |
| jjejdhhd/License-Plate-Recognition-FPGA | VerilogMATLABOther | 32 | 0 | 8 | 0 |
| imocanu/riscv-ml | VerilogSystemVerilogTcl | 10 | 0 | 7 | 0 |
| deepskydetail/AstroSharp | C++HTMLR | 62 | 0 | 4 | 0 |
| lawrie/fpga_pio | VerilogPythonAssembly | 244 | 0 | 19 | 0 |
| Obs01ete/tof-driver | VerilogVHDL | 21 | 0 | 2 | 0 |
| Unigraphics/NX.Postprocessor | Tcl | 25 | 0 | 29 | 0 |