cepdnaclk/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs

This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, and test it on FPGA.

VerilogPythonOther
This is stars and forks stats for /cepdnaclk/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs repository. As of 02 May, 2024 this repository has 1 stars and 2 forks.

Neuromorphic Network-on-Chip Architecture for Spiking Neural Networks Description This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, and test it on FPGA. Team Members E/17/018 Balasuriya I.S. [Website, Email] E/17/154 Karunanayake A.I. [Website, Email] E/17/286 Rathnayaka R.M.T.N.K. [Website, Email] Supervisors Dr. Isuru Nawinne [Website, Email] Dr. Mahanama Wickramasinghe [Website, Email] Prof. Roshan Ragel [Website,...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
jjejdhhd/License-Plate-Recognition-FPGAVerilogMATLABOther32080
LiuXIn011/rightHouseVueJavaScriptSCSS349050
XingangPan/DragGANPythonCudaC++33.3k03.7k0
Azure-Samples/openai-plugin-fastapiBicepPythonOther39801370
ivacuum/hostingBladePHPOther1010
xiaoyifang/goldendict-ngC++CJavaScript9380510
cerner/clara-rulesClojureOther1.2k01090
supabase/supabase-flutterDartC++CMake48001020
ionide/ionide-fsgrammarF#Other340320
wannier-developers/wannier90FortranPythonTeX19901310