This is stars and forks stats for /dh219/DSTB repository. As of 05 May, 2024 this repository has 25 stars and 2 forks.
David's ST Booster (DSTB) A low-cost DIY 16MHz 68000 accelerator with 8MB fast AltRAM and optional ROM cacheing Fitting into a small footprint, just 3mm wider than the 68000 socket into which this plugs, the board (~$4) contains one XC95144XL-100 CPLD (~$5), one 32Mbit TSSOP-II-54 SDRAM chip (~$5), two level-shifting buffers (~$6), one 5 or 3.3V 66MHz oscillator in a 7x5mm package (~$4) and a 3.3V LDO voltage regulator (~$2) as the core components. This provides all the interface between the ST and...
David's ST Booster (DSTB) A low-cost DIY 16MHz 68000 accelerator with 8MB fast AltRAM and optional ROM cacheing Fitting into a small footprint, just 3mm wider than the 68000 socket into which this plugs, the board (~$4) contains one XC95144XL-100 CPLD (~$5), one 32Mbit TSSOP-II-54 SDRAM chip (~$5), two level-shifting buffers (~$6), one 5 or 3.3V 66MHz oscillator in a 7x5mm package (~$4) and a 3.3V LDO voltage regulator (~$2) as the core components. This provides all the interface between the ST and...
| repo | techs | stars | weekly | forks | weekly |
|---|---|---|---|---|---|
| The-OpenROAD-Project/OpenROAD-flow-scripts | VerilogSourcePawnCoq | 208 | 0 | 226 | 0 |
| chipsalliance/Cores-SweRV-EL2 | SystemVerilogPythonPerl | 194 | 0 | 55 | 0 |
| MiSTer-devel/ao486_MiSTer | VerilogCC++ | 220 | 0 | 59 | 0 |
| OpenTimer/OpenTimer | VerilogC++Tcl | 472 | 0 | 139 | 0 |
| cornell-ece5745/ece5745-tapeout | VerilogPythonJupyter Notebook | 2 | 0 | 0 | 0 |
| mjbrown/umn_simaudio | VHDLVerilogTcl | 7 | 0 | 4 | 0 |
| bespoke-silicon-group/basejump_stl | VerilogPythonSystemVerilog | 380 | 0 | 87 | 0 |
| bespoke-silicon-group/bsg_manycore | VerilogCPython | 198 | 0 | 51 | 0 |
| ultraembedded/biriscv | VerilogC++Other | 665 | +2 | 125 | +1 |
| firesim/aws-fpga-firesim | VHDLVerilogV | 10 | 0 | 8 | 0 |