bespoke-silicon-group/basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog

VerilogPythonSystemVerilogMakefileC++TclOther
This is stars and forks stats for /bespoke-silicon-group/basejump_stl repository. As of 28 Apr, 2024 this repository has 380 stars and 87 forks.

BaseJump Standard Template Library (STL) Repository This library is a comprehensive hardware library for SystemVerilog that seeks to contain all of the commonly used HW primitives. See this paper docs/BaseJump_STL_DAC_2018_Camera_Ready.pdf which describes the design and usage. Please also see the BSG SystemVerilog Style Guide which describes many of the conventions used in this library, including the variants of the valid/ready handshaking protocols. Note: bsg_misc/bsg_defines.v contains many macros...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
bespoke-silicon-group/bsg_manycoreVerilogCPython1980510
ultraembedded/biriscvVerilogC++Other665+2125+1
firesim/aws-fpga-firesimVHDLVerilogV10080
simnalamburt/vim-mundoVim ScriptPythonShell7440300
moll/vim-bbyeVim ScriptMakefile6220300
Amanhacker/Aman-Barnwal-Leetcode-SolutionsC++Java44101410
epezent/implotC++3.9k+20414+4
ValveSoftware/source-sdk-2013C++CPerl3.5k01.9k0
scummvm/scummvmC++CLua2.1k0921+3
UMich-CURLY-teaching/UMich-ROB-530-publicHTMLJupyter NotebookPython5440960