This is stars and forks stats for /airhdl/spi-to-axi-bridge repository. As of 02 May, 2024 this repository has 24 stars and 6 forks.
SPI to AXI4-Lite Bridge An SPI to AXI4-lite bridge for accessing AXI4-lite register banks, such as the ones generated by airhdl.com, over a serial peripheral interface (SPI). Using the Core The SPI to AXI4-lite bridge comes as single, self-contained file for easy integration into your design. It is available in both VHDL and SystemVerilog versions: VHDL version: /src/spi2axi.vhd SystemVerilog version: /src/spi2axi.sv SPI Modes The SPI to AXI4-Lite bridge supports all four SPI modes, as defined in...
SPI to AXI4-Lite Bridge An SPI to AXI4-lite bridge for accessing AXI4-lite register banks, such as the ones generated by airhdl.com, over a serial peripheral interface (SPI). Using the Core The SPI to AXI4-lite bridge comes as single, self-contained file for easy integration into your design. It is available in both VHDL and SystemVerilog versions: VHDL version: /src/spi2axi.vhd SystemVerilog version: /src/spi2axi.sv SPI Modes The SPI to AXI4-Lite bridge supports all four SPI modes, as defined in...
repo | techs | stars | weekly | forks | weekly |
---|---|---|---|---|---|
SkriptLang/Skript | Java | 895 | 0 | 329 | 0 |
Havoc-OS/android_prebuilts_tools-extras | PerlRakuProlog | 1 | 0 | 4 | 0 |
ucb-bar/cva6-wrapper | ScalaSystemVerilogMakefile | 18 | 0 | 14 | 0 |
willettk/kw-spitzer-idl | Prolog | 0 | 0 | 1 | 0 |
bpadalino/vhdl-format | VHDLShell | 23 | 0 | 2 | 0 |
openhwgroup/cva6 | SystemVerilogCAssembly | 1.8k | +7 | 549 | +1 |
irena-flextool/flextool | AMPLPython | 21 | +1 | 4 | 0 |
19801201/SpinalHDL_CNN_Accelerator | ScalaPython | 93 | 0 | 26 | 0 |
xyfJASON/HITSZ-miniRV-1 | VerilogVHDLSystemVerilog | 18 | 0 | 2 | 0 |
Slimefun/Slimefun4 | Java | 809 | 0 | 485 | 0 |