airhdl/spi-to-axi-bridge

An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.

VHDLSystemVerilogPrologvhdlspisystemverilogaxi4
This is stars and forks stats for /airhdl/spi-to-axi-bridge repository. As of 02 May, 2024 this repository has 24 stars and 6 forks.

SPI to AXI4-Lite Bridge An SPI to AXI4-lite bridge for accessing AXI4-lite register banks, such as the ones generated by airhdl.com, over a serial peripheral interface (SPI). Using the Core The SPI to AXI4-lite bridge comes as single, self-contained file for easy integration into your design. It is available in both VHDL and SystemVerilog versions: VHDL version: /src/spi2axi.vhd SystemVerilog version: /src/spi2axi.sv SPI Modes The SPI to AXI4-Lite bridge supports all four SPI modes, as defined in...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
SkriptLang/SkriptJava89503290
Havoc-OS/android_prebuilts_tools-extrasPerlRakuProlog1040
ucb-bar/cva6-wrapperScalaSystemVerilogMakefile180140
willettk/kw-spitzer-idlProlog0010
bpadalino/vhdl-formatVHDLShell23020
openhwgroup/cva6SystemVerilogCAssembly1.8k+7549+1
irena-flextool/flextoolAMPLPython21+140
19801201/SpinalHDL_CNN_AcceleratorScalaPython930260
xyfJASON/HITSZ-miniRV-1VerilogVHDLSystemVerilog18020
Slimefun/Slimefun4Java80904850