This is stars and forks stats for /Devipriya1921/Physical_Design_Using_OpenLANE_Sky130 repository. As of 29 Apr, 2024 this repository has 2 stars and 5 forks.
Advance Physical Design Using OpenLANE/Sky130 This project is done in the course "Advanced Physical Design using OpenLANE/Sky130" by VLSI System Design Corporation. In this project a complete RTL to GDSII flow for PicoRV32a SoC is executed with Openlane using Skywater130nm PDK. Custom designed standard cells with Sky130 PDK are also used in the flow. Timing Optimisations are carried out. Slack violations are removed. DRC is verified. Table of Contents Overview Inception of Opensource EDA How to Talk...
Advance Physical Design Using OpenLANE/Sky130 This project is done in the course "Advanced Physical Design using OpenLANE/Sky130" by VLSI System Design Corporation. In this project a complete RTL to GDSII flow for PicoRV32a SoC is executed with Openlane using Skywater130nm PDK. Custom designed standard cells with Sky130 PDK are also used in the flow. Timing Optimisations are carried out. Slack violations are removed. DRC is verified. Table of Contents Overview Inception of Opensource EDA How to Talk...
| repo | techs | stars | weekly | forks | weekly |
|---|---|---|---|---|---|
| vinayrayapati/iiitb_rv32i | VerilogOther | 6 | 0 | 2 | 0 |
| stnolting/neorv32-verilog | VerilogVHDLShell | 28 | 0 | 8 | 0 |
| TejasBN28/iiitb_gc | VerilogOther | 0 | 0 | 2 | 0 |
| sfmth/ibnalhaytham | VerilogPythonMakefile | 15 | 0 | 1 | 0 |
| fredrequin/verilator_xilinx | Verilog | 22 | 0 | 1 | 0 |
| cornell-ece4750/ece4750-tut3-verilog | VerilogPython | 0 | 0 | 82 | 0 |
| DantuNandiniDevi/iiitb_freqdiv | VerilogTcl | 5 | 0 | 11 | 0 |
| simbricks/simbricks | VerilogC++C | 57 | 0 | 17 | 0 |
| mattvenn/tinytapeout-mpw7 | VerilogOther | 25 | 0 | 6 | 0 |
| jkopanski/802.15.4 | SystemVerilogVerilogPython | 8 | 0 | 9 | 0 |