fredrequin/verilator_xilinx

Re-coded Xilinx primitives for Verilator use

Verilogfpgaverilogxilinx-fpgaverilator
This is stars and forks stats for /fredrequin/verilator_xilinx repository. As of 09 May, 2024 this repository has 22 stars and 1 forks.

Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
cornell-ece4750/ece4750-tut3-verilogVerilogPython00820
DantuNandiniDevi/iiitb_freqdivVerilogTcl50110
simbricks/simbricksVerilogC++C570170
mattvenn/tinytapeout-mpw7VerilogOther25060
jkopanski/802.15.4SystemVerilogVerilogPython8090
jiaowushuang/fpga_cmos_designVerilogVHDLC250150
agg23/analogue-arduboyVerilogTclSystemVerilog51020
MiSTer-devel/PokemonMini_MiSTerSystemVerilogVerilogVHDL7020
ControlCore-Project/concoreSWIGC++MATLAB70170
nonarkitten/amiga_replacement_projectVerilogTclMakefile1700190