vinayrayapati/iiitb_rv32i

VerilogOther
This is stars and forks stats for /vinayrayapati/iiitb_rv32i repository. As of 29 Apr, 2024 this repository has 6 stars and 2 forks.

iiitb_rv32i-risc-v rv32i Table of contents 1.RISC-V RV32I 2.BLOCK DIAGRAM OF RISC-V RV32I 3.INSTRUCTION SET OF RISC-V RV32I 4.FUNCTIONAL SIMULATION 4.1 About iverilog and gtkwave 4.2 Installing iverilog and gtkwave 4.3 The output waveform 5.SYNTHESIS 5.1 Synthesis 5.2 Synthesizer 6.GATE LEVEL SIMULATION 7.PHYSICAL DESIGN 7.1 Overview of Physical Design flow 7.2 Openlane 7.3 Installation Instructions 7.4 Magic 7.5 Generating Layout 7.6 Customizing the layout 1. RISC-V RV32I This project provides an...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
stnolting/neorv32-verilogVerilogVHDLShell28080
eeriedusk/knocklesCOther2150130
wasm3/wasm3CC++Python6.3k04060
status-im/extensions-fiddleClojureJavaScriptCSS5030
aza547/wow-recorderTypeScriptPythonCSS1190210
ImranR98/ObtainiumDartOther2.7k+40710
AdrianLopezGue/daruma-frontendDartOther420410
klarna/erlavroErlangOther1280400
crossplane-contrib/provider-awsGoOther36603470
docker/buildxGoDockerfileShell2.9k+6409+1