ARC-Lab-UF/intel-training-modules

SystemVerilogC++TclVHDLShellMakefileOther
This is stars and forks stats for /ARC-Lab-UF/intel-training-modules repository. As of 29 Apr, 2024 this repository has 22 stars and 12 forks.

This respository provides training modules explaining how to design applications for the Intel Platform Acceleration Card (PAC). Currently the repository includes explanations for writing RTL code, combined with C++, but will eventually be expanded to explain other design-entry methods including OpenCL, DPC++, OneAPI, and OpenVINO. Training Modules Here is an overview of the Intel PAC, along with the corresponding slides. Register-transfer-level (RTL) training Description: Explanation for how to...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
teamleadercrm/apiAPI BlueprintOther4701510
google/silifuzzC++StarlarkAssembly3450190
yamashi/CyberEngineTweaksCC++Lua4.2k02820
jrowberg/i2cdevlibC++COther3.7k07.6k0
R3nzTheCodeGOD/R3nzSkinC++Assembly3.2k05070
fresnik/ArduinoMarioThemeOtherC0030
jingyue202205/SE-SSD-AI-TRTCudaC++Python72090
muhammedAnjoom/netflix-cloneDartC++CMake420160
tsukumijima/Real-ESRGAN-GUIDartC++CMake3660220
jmshrv/finampDartOther1.1k0730