sudhamshu091/32-Verilog-Mini-Projects

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…

VerilogPythonverilogverilog-hdlminiprojectverilog-project
This is stars and forks stats for /sudhamshu091/32-Verilog-Mini-Projects repository. As of 06 May, 2024 this repository has 342 stars and 84 forks.

Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
jmonteer/yearn-vaults-v3PythonVyperSolidity690220
sebastianstarke/AI4AnimationC++C#HLSL6.9k09830
YosysHQ/yosysC++VerilogPython2.8k07950
getumbrel/umbrel-appsHTMLShellJavaScript336+2259+4
rlleshi/pharPythonDockerfile1560200
Twi1ight/CSAgentJavaPython1.2k02940
PaddlePaddle/PaddleRecPythonC++Shell3.9k07480
vivishow/liangongbaoPython390130
ungoogled-software/ungoogled-chromiumPythonShellNix17.4k07680
MatrixTM/MHDDoSPythonDockerfile9.6k02.2k0