openhwgroup/cvw

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

AssemblyCSystemVerilogTclPythonStataOther
This is stars and forks stats for /openhwgroup/cvw repository. As of 02 May, 2024 this repository has 129 stars and 75 forks.

core-v-wally Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, Q, M, and Zb* extensions, virtual memory, PMP, and the various privileged modes and CSRs. It provides optional caches, branch prediction, and standard RISC-V peripherals (CLINT, PLIC, UART, GPIO). Wally is written in SystemVerilog. It passes the RISC-V Arch Tests and boots Linux on an FPGA. Configurations range from a minimal RV32E core to a fully featured...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
rishi-raj-jain/itsmy.fyiTypeScriptAstroJavaScript146060
jhhoward/WolfensteinCGACC++Assembly295050
mildsunrise/cursed_gpu_linuxCMakefile700110
opentween/OpenTweenC#PowerShell2640800
MirrorNetworking/MirrorC#Other4.5k07030
bdunderscore/modular-avatarC#Other3160380
CarlBugeja/Open-ReflowC++2310260
project64/project64C++CJava2.2k04480
google/swiftshaderC++CYacc1.9k02780
adam-james-v/solenoidClojureJavaScriptCSS79010