openhwgroup/cv32e40p

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

SystemVerilogCPythonTclShellMakefileOtherriscvriscv32imfc
This is stars and forks stats for /openhwgroup/cv32e40p repository. As of 04 May, 2024 this repository has 780 stars and 338 forks.

OpenHW Group CORE-V CV32E40P RISC-V IP CV32E40P is a small and efficient, 32-bit, in-order RISC-V core with a 4-stage pipeline that implements the RV32IM[F|Zfinx]C instruction set architecture, and the PULP custom extensions for achieving higher code density, performance, and energy efficiency [1], [2]. It started its life as a fork of the OR10N CPU core that is based on the OpenRISC ISA. Then, under the name of RI5CY, it became a RISC-V core (2016), and it has been maintained by the PULP platform...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
NervJS/taroTypeScriptJavaScriptHTML33.6k+324.7k+5
angular/componentsTypeScriptSCSSHTML23.7k06.6k0
songshangru/BIT-CS-LearningVHDLVerilogJava1790530
Shougo/echodoc.vimVim ScriptMakefile5720320
google/filamentC++AssemblyC16.4k01.8k0
ffffffff0x/1earnC++4.6k01.1k0
PaddlePaddle/PaddleC++PythonCuda20.9k+95.3k+2
ClickHouse/ClickHouseC++PythonAssembly31.2k06.2k0
CrowCpp/CrowC++Other2.2k02520
openvinotoolkit/openvinoC++PythonC4.8k01.8k0