jge162/ScoreBoard-wTimer

Objective of this project was to emulate a Basketball scoreboard, with timer and two teams scores. See readme for pic and more details. FPGA design with Vivado.

VerilogVShellfpgatimerbasketballverilogscoreboardxilinxvivadocountdown-timernexys-a7egcp446
This is stars and forks stats for /jge162/ScoreBoard-wTimer repository. As of 11 May, 2024 this repository has 22 stars and 7 forks.

Scoreboard with Countdown Timer; FPGA deisgned in Verilog using Vivado: Important Demo Video Link Meet the team: This project was completed in EGCP 446 Fall 2022 by Duy, Jeremy and Spencer. Spencer contributed the module used to keep team scores, I contributed by creating the countdown timer. Lastly, Duy setup the 7 segment! Initial setup: Install Xilinx Vivado Download zip folder: Open vivado and import project to IDE Connect FPGA board: Make sure to select correct FPGA board, Nexy's A7 Create Bitstream: Once...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
jgdavey/vim-weefactorVim Script1000
julienzmiro/dotfilesVim ScriptShellCoffeeScript0000
starsliao/TenSunSVuePythonJavaScript87201860
huccct/vue-adminVueTypeScriptJavaScript880470
MechSorcery/MechanicalSorceryZenScriptShell2020
brunodev85/winlatorCShellCMake1.9k0660
ianlancetaylor/libbacktraceCShellMakefile81002390
rafaelmardojai/thunderbird-gnome-themeCSSShellOther205030
amiaopensource/ffmprovisrHTMLShellCSS5050580
cteamx/ThiefJavaScriptVueEJS5.1k+6513-3