enjoy-digital/litex

Build your hardware, easily!

CPythonSystemVerilogAssemblyMakefileVerilogOtherfpgahardwaresystem-on-chip
This is stars and forks stats for /enjoy-digital/litex repository. As of 29 Apr, 2024 this repository has 2379 stars and 480 forks.

Copyright 2012-2023 / Enjoy-Digital & LiteX developers Welcome to LiteX! The LiteX framework provides a convenient and efficient infrastructure to create FPGA Cores/SoCs, to explore various digital design architectures and create full FPGA based systems. LiteX SoC builder framework quick tour/overview: Slides Want to get started and/or looking for documentation? Make sure to visit the Wiki! A question or want to get in touch? Join us on Discord or on our IRC channel: [#litex at irc.libera.chat]. LiteX...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
neutrinolabs/xrdpCM4C++4.8k02.7k0
winsw/winswC#10.3k01.4k0
ScottPlot/ScottPlotC#Jupyter NotebookHTML3.8k06270
cefsharp/CefSharpC#C++HTML9.4k02.9k0
jbogard/MediatRC#PowerShell10k01.1k0
dotnet/tyeC#PowerShellShell5.3k05350
tjackenpacken/taskbar-groupsC#2.2k01800
cq-panda/Vue.NetCoreC#VueTSQL3.3k01.1k0
MahApps/MahApps.MetroC#8.9k-12.4k0
NLog/NLogC#Other6k01.4k0