chipsalliance/chisel3

Chisel: A Modern Hardware Design Language

ScalaC++PythonMakefileDockerfileVerilogscalachip-generatorchiselrtlchisel3firrtlverilog
This is stars and forks stats for /chipsalliance/chisel3 repository. As of 27 Apr, 2024 this repository has 3212 stars and 541 forks.

The Constructing Hardware in a Scala Embedded Language (Chisel) is an open-source hardware description language (HDL) used to describe digital electronics and circuits at the register-transfer level that facilitates advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs. Chisel adds hardware construction primitives to the Scala programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
digital-asset/damlScalaHaskellStarlark775+41970
rtyley/bfg-repo-cleanerScalaShell10.2k+12543-1
JohnSnowLabs/spark-nlpScalaPythonJava3.5k+8674-1
streamxhub/streamxJavaScalaTypeScript3.4k+3870+5
Azure/azure-cosmosdb-sparkScalaJavaJavaScript19501200
chipsalliance/firrtlScalaPythonANTLR64601740
apache/tvm-vtaScalaC++Tcl2130650
http4s/http4sScala2.5k+17850
softwaremill/elasticmqScalaTypeScriptOther2.3k01860
twitter/finagleScalaJavaStarlark8.7k01.5k0