b224hisl/rioschip

VerilogPythonCTclMakefileSystemVerilog
This is stars and forks stats for /b224hisl/rioschip repository. As of 30 Apr, 2024 this repository has 29 stars and 3 forks.

HEHECORE Overview This is a small out-of-order RISC-V core written in synthesizable Verilog that supports the RV64IC unprivileged ISA and parts of the privileged ISA, namely M-mode. Feature List It currently supports RISC-V I extension It currently supports M mode It's a double issue architecture It supports scalar register renaming It currently supports only in-order issue from the issue queue It has a ROB to do in-order committment When an exception or an interrupt happens, the ROB will be responsible...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
tigerbeetledb/tigerbeetleZigJavaC#3.2k+6157+1
IdreesInc/MonocraftPython7.1k01090
game-lecture/2DGPPythonBatchfile16014+1
hackerhouse-opensource/ColorDataProxyUACBypassCC++1300220
openucx/ucxCC++Java91703720
rbaron/b-parasiteCCMakeXSLT1.6k01140
m417z/winapiexecCAssembly1200190
Aleksoid1978/MPC-BECC++Assembly1.2k+2562+1
leandromoreira/ffmpeg-libav-tutorialCDockerfileMakefile9.1k08830
WolvenKit/WolvenKitC#Other74301540