This is stars and forks stats for /ZipCPU/wb2axip repository. As of 02 May, 2024 this repository has 384 stars and 90 forks.
WB2AXIP: Bus interconnects, bridges, and other components The bus components and bridges within this repository are unique in that they are all designed for 100% throughput with no throughput overhead. They are also unique in that the vast majority of the cores within have all been formally verified. Where the protocol allows it, such as with AXI4, AXI-lite, and Wishbone B4 pipelined, multiple transactions may be in flight at a time so that protocol handling doesn't stall the bus. This is uncommon...
WB2AXIP: Bus interconnects, bridges, and other components The bus components and bridges within this repository are unique in that they are all designed for 100% throughput with no throughput overhead. They are also unique in that the vast majority of the cores within have all been formally verified. Where the protocol allows it, such as with AXI4, AXI-lite, and Wishbone B4 pipelined, multiple transactions may be in flight at a time so that protocol handling doesn't stall the bus. This is uncommon...
repo | techs | stars | weekly | forks | weekly |
---|---|---|---|---|---|
octoml/hw-widgets | VerilogC++Python | 0 | 0 | 1 | 0 |
slaclab/lcls-timing-core | VHDLPythonVerilog | 2 | 0 | 3 | 0 |
robmdunn/yams | VHDL | 0 | 0 | 0 | 0 |
HalseySpicy/Geeker-Admin | VueTypeScriptSCSS | 5.2k | +22 | 1.1k | +13 |
anhkgg/SuperRDP | C++C | 1.9k | 0 | 364 | 0 |
uglide/RedisDesktopManager | C++QMLPython | 22.3k | 0 | 3.3k | 0 |
sd805/l4d2vr | C++C | 261 | +1 | 27 | 0 |
praydog/REFramework | C++CMakeLua | 2k | 0 | 281 | 0 |
ceres-solver/ceres-solver | C++CMakeOther | 3.3k | +7 | 961 | +2 |
joshhighet/ransomwatch | HTMLOther | 572 | 0 | 87 | 0 |