WilsonChen003/HDLGen

HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve

VerilogPerlpythonautomationasicscriptperlrtlveriloghdlsoc
This is stars and forks stats for /WilsonChen003/HDLGen repository. As of 03 May, 2024 this repository has 58 stars and 17 forks.

HDLGen from Wilson Chen 2022~2023 Overview   HDLGen is a tool for HDL(mainly for Verilog) generation, it enables embedded Perl or Python scripts in Verilog source code, and support Perl style variable anyway, to generate desired HDL in an easy and efficient way.   It supports all syntax and data structure of Perl or Python, and has a few predefined functions for signal define, module instance, port connection etc.   This tool also supports extended API functions in Perl style, for any function...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
open-mpi/ompiCShellFortran1.8k08030
plasma-umass/scaleneJavaScriptPythonC++10.1k03510
xaicron/p5-Cache-LRU-WithExpiresPerl0000
modelscope/modelscopePythonCudaC++4.3k04530
heartexlabs/labelImgPythonShellMakefile20.7k06k0
afizs/be-theboss-in-pythonJupyter Notebook330+2182+6
abysshint/tor-control-panelPascal59+28+2
ssciwr/Python-best-practices-coursePerlPythonTerra00160
caronc/apprisePythonOther8.7k+34320+1
joweich/chat-minerPython5320540