vproc/vicuna

RISC-V Zve32x Vector Coprocessor

AssemblySystemVerilogMakefileOthersystemverilogcoprocessorrisc-vvector-processor
This is stars and forks stats for /vproc/vicuna repository. As of 29 Apr, 2024 this repository has 127 stars and 38 forks.

Vicuna - a RISC-V Zve32x Vector Coprocessor Vicuna is an open-source 32-bit integer vector coprocessor written in SystemVerilog that implements version 1.0 of the RISC-V "V" Vector extension specification . More precisely, Vicuna complies with the Zve32x extension, a variant of the V extension aimed at embedded processors that do not require 64-bit elements or floating-point support (see Sect. 18.2 of the specification for details). As such, Vicuna supports vector element widths of 8, 16, and 32...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
SU-ECEGR-2220-Spring-2023/ECEGR2220VHDLAssembly00210
inkle/inkC#Other3.6k+64620
seL4/camkes-vm-linuxCMakeCShell40120
ackwrit/mydigitalschoolDartC++CMake0000
shell909090/emacscfgEmacs LispMakefile2020
jcs-elpa/codemetricsEmacs LispMakefile35030
emqx/estatsdErlangMakefile1020
krazyjakee/nodotGDScriptOther243080
kubernetes-sigs/aws-ebs-csi-driverGoShellSmarty83107290
eddb2-0/EDDB-2.0-frontendTypeScriptJavaScriptDockerfile14000