pulp-platform/common_cells

Common SystemVerilog components

SystemVerilogTclC++StataShellMakefileC
This is stars and forks stats for /pulp-platform/common_cells repository. As of 26 Apr, 2024 this repository has 356 stars and 117 forks.

Common Cells Repository Maintainer: Nils Wistoff [email protected] This repository contains commonly used cells and headers for use in various projects. Cell Contents This repository currently contains the following cells, ordered by categories. Please note that cells with status deprecated are not to be used for new designs and only serve to provide compatibility with old code. Clocks and Resets Name Description Status Superseded By clk_int_div Arbitrary integer clock divider with config interface...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
Xilinx/device-tree-xlnxTclCCartoCSS18201860
guanyingc/latex_paper_writing_tipsTeXMakefile1.6k02200
whyour/qinglongTypeScriptShellLess12.1k+782.6k+7
microsoft/vscodeTypeScriptJavaScriptCSS151.8k027.1k0
transitive-bullshit/nextjs-notion-starter-kitTypeScriptCSSJavaScript5.2k04.6k0
hashlips-lab/nft-erc721-collectionTypeScriptSCSSJavaScript45104010
trufflesuite/truffleTypeScriptJavaScriptSolidity14k02.4k0
electron-react-boilerplate/electron-react-boilerplateTypeScriptJavaScriptCSS21.9k03.7k0
phase1geo/MinderValaHTMLMeson862080+1
Wren6991/TwoWireDebugVerilogC++C18000