bol-edu/fsic_fpga

This is stars and forks stats for /bol-edu/fsic_fpga repository. As of 28 Apr, 2024 this repository has 1 stars and 3 forks.

eFabless ChipIgnite Schedule (2023/11) and Preparation eFabless-chipIgnite slide FSIC – IC Validation System The FSIC system consists of three components, the Caravel chip, FPGA and remote Jupyter Notebook. The Caravel chip hosts the user projects. There could be multiple user projects in the user area. The Caravel chip contains a prebuilt SOC design released from eFabless. For details, please refer to Caravel Harness. The FPGA is an FPGA chip with SOC. Currently, we support the PYNQ-Z2 board. The...