alexforencich/verilog-pcie

Verilog PCI express components

VerilogPythonTclMakefileOther
This is stars and forks stats for /alexforencich/verilog-pcie repository. As of 29 Apr, 2024 this repository has 769 stars and 230 forks.

Verilog PCI Express Components Readme For more information and updates: http://alexforencich.com/wiki/en/verilog/pcie/start GitHub repository: https://github.com/alexforencich/verilog-pcie Introduction Collection of PCI express related components. Includes PCIe to AXI and AXI lite bridges and a flexible, high-performance DMA subsystem. Currently supports operation with several FPGA families from Xilinx and Intel. Includes full cocotb testbenches that utilize cocotbext-pcie and cocotbext-axi. Example...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
alexforencich/verilog-i2cVerilogPython40001510
chrisbra/unicode.vimVim ScriptOther4360280
sjl/gundo.vimVim ScriptHTMLPython1.5k0830
Shougo/neosnippet.vimVim ScriptPythonOther1.1k+11100
pipipi-pikachu/PPTistVueTypeScriptOther4.7k08850
wolfpld/tracyC++CTeX6.4k04740
trustwallet/wallet-coreC++CSwift2.4k01.5k0
iovisor/bpftraceC++LLVMC7.2k01.2k0
DayBreak-u/chineseocr_liteC++KotlinVisual Basic .NET11k02.2k0
zeromq/libzmqC++M4CMake8.8k+512.3k+3