OSCPU/yosys-sta

VerilogTclMakefile
This is stars and forks stats for /OSCPU/yosys-sta repository. As of 13 May, 2024 this repository has 16 stars and 4 forks.

yosys-sta 使用开源综合器Yosys和iEDA团队自研的开源静态时序分析(STA)工具iSTA进行ASIC综合和时序分析, 用于了解前端RTL设计的时序情况并快速迭代. 根据iEDA团队的介绍, iSTA有以下优势 通过TCL命令操作, 使用简单, 能满足常用的时序分析需求 开源协议限制少: 相对地, OpenRoad项目的OpenSTA项目由于开源协议限制,不能随意修改和发布 代码结构清晰, 可修改和扩展性强: 团队将持续迭代更新, 以更好支撑开源芯片设计 iSTA的一些参考资源: iSTA的源代码 iSTA的报告解读可参考这个视频 iSTA的内部技术可参考第一期iEDA Tutorial iEDA团队的完整工作可参考以下文章 Xingquan Li, Simin Tao, Zengrong Huang, et al. An Open-Source Intelligent Physical Implementation Toolkit and Library[C]. International Symposium of EDA, 2023. 目前支持开源PDK nangate45,...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
jge162/ScoreBoard-wTimerVerilogVShell22070
starsliao/TenSunSVuePythonJavaScript87201860
ianlancetaylor/libbacktraceCShellMakefile81002390
elastic/profiler-packageMakefileHandlebars2000
WebAssembly/wasi-cryptoMakefile1570240
lionheart/ASPinboardObjective-CRubyMakefile82090
Xiaomi-SM8475/android_device_xiaomi_liuqinJavaMakefileC++4020
nathaliafab/Projeto_IH_RISC-VSystemVerilogVerilogPython110180
trustoverip/tswg-acdc-specificationMakefile1010
bingjin/ThinkPython2-CNTeXPostScriptPython56601810