This is stars and forks stats for /sheldonucr/ucr-eecs168-lab repository. As of 06 May, 2024 this repository has 466 stars and 31 forks.
eecs168 - Introduction to VLSI Design Lab Resources Every discussion/Q&A will be at https://github.com/sheldonucr/ucr-eecs168-lab. Please use GITHUB page instead of email to ask any questions to TA. Questions of confidential nature, eg. grading, are the exception. Labs must be finished on the given time. You have one week for your lab report. Lab due dates are indicated in the Lab schedule. Your lab will be due on your respective lab day (except Lab 4), eg. if your lab day is Wednesday then you...
eecs168 - Introduction to VLSI Design Lab Resources Every discussion/Q&A will be at https://github.com/sheldonucr/ucr-eecs168-lab. Please use GITHUB page instead of email to ask any questions to TA. Questions of confidential nature, eg. grading, are the exception. Labs must be finished on the given time. You have one week for your lab report. Lab due dates are indicated in the Lab schedule. Your lab will be due on your respective lab day (except Lab 4), eg. if your lab day is Wednesday then you...
| repo | techs | stars | weekly | forks | weekly |
|---|---|---|---|---|---|
| stackovercode/Embedded-Systems_MiniProject2022 | VHDLAdaC++ | 0 | 0 | 0 | 0 |
| cis571/lc4-labs | AssemblyVerilogTcl | 19 | 0 | 80 | 0 |
| niklasekstrom/clockport_pi_interface | Verilog | 45 | 0 | 9 | 0 |
| sharc-lab/FPGA_ECE8893 | C++Jupyter NotebookGLSL | 16 | 0 | 21 | 0 |
| rick2047/OOCA | Verilog | 1 | 0 | 0 | 0 |
| jeff-grindel/VLSI_Adder | Verilog | 2 | 0 | 3 | 0 |
| DoniaGameel/verilog-multipliers-with-synthesis-and-routing | VerilogTclShell | 3 | 0 | 3 | 0 |
| EECS150/fpga_labs_sp23 | VerilogTclPython | 5 | 0 | 16 | 0 |
| cse140l-wi23/lab1_starter | VerilogSystemVerilogBatchfile | 0 | 0 | 3 | 0 |
| cornell-ece5745/ece5745-tut4-asic-tools | VerilogPythonMakefile | 0 | 0 | 1 | 0 |