antmicro/nvme-verilog-pcie

VerilogPythonMakefileOther
This is stars and forks stats for /antmicro/nvme-verilog-pcie repository. As of 29 Apr, 2024 this repository has 20 stars and 6 forks.

Verilog PCI Express Components Readme For more information and updates: http://alexforencich.com/wiki/en/verilog/pcie/start GitHub repository: https://github.com/alexforencich/verilog-pcie Introduction Collection of PCI express related components. Includes PCIe to AXI and AXI lite bridges, a simple PCIe AXI DMA engine, and a flexible, high-performance DMA subsystem. Currently supports operation with the Xilinx Ultrascale and Ultrascale Plus PCIe hard IP cores with interfaces between 64 and 512...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
kristijanhusak/vim-dadbod-completionVim ScriptJavaScriptLua4410120
gt-cs3220/gt-cs3220.github.ioJupyter NotebookTclAssembly150480
antmicro/alkali-csd-hwVerilogVHDLTcl5030
ralferoo/sugarlumpsAssemblyPythonShell5010
Markakd/CVE-2022-2588CMakefile4540690
doublesymmetry/react-native-track-playerKotlinTypeScriptSwift2.9k+5932+3
react-native-linear-gradient/react-native-linear-gradientJavaC++JavaScript4.7k06330
CodingGay/BlackDexC++CJava5k01.1k0
greyss-mai/Department806CudaC++Jupyter Notebook00340
frontlinesms/flipGroovyGosuOther0000