Digilent/vivado-boards

Tcl
This is stars and forks stats for /Digilent/vivado-boards repository. As of 29 Apr, 2024 this repository has 322 stars and 203 forks.

Vivado Board Files for Digilent FPGA Boards This repository contains the files used by Vivado IP Integrator to support Digilent system boards. They include board interfaces, preset configurations for the IP that can connect to those interfaces, and the constraints required to connect the pins of those interfaces to physical FPGA pins. Memory Interface Generator (MIG) project files are also included for non-Zynq boards which can be used to configure the Xilinx MIG IP for use with Microblaze systems. The...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
SurajGupta/r-sourceRCFortran36602010
pulp-platform/tech_cells_genericSystemVerilogShellTcl240230
neomutt/neomuttCTclShell2.9k02870
FreeRTOS/FreeRTOSCHTMLAssembly4k+201.3k+2
Haivision/srtC++CCMake2.7k07820
MiSTer-devel/S32X_MiSTerSystemVerilogVerilogVHDL46+215+1
Xilinx/XilinxTclStoreTclVerilogOther30801840
The-OpenROAD-Project/OpenROAD-flow-scriptsVerilogSourcePawnCoq20802260
MiSTer-devel/ao486_MiSTerVerilogCC++2200590
OpenTimer/OpenTimerVerilogC++Tcl47201390