BrunoLevy/learn-fpga

Learning FPGA, yosys, nextpnr, and RISC-V

C++VerilogGLSLCAssemblyMakefileOther
This is stars and forks stats for /BrunoLevy/learn-fpga repository. As of 29 Apr, 2024 this repository has 2059 stars and 192 forks.

learn-fpga Learning FPGA, yosys, nextpnr, and RISC-V Mission statement: create teaching material for FPGAs, processor design and RISC-V, using around $40 per students. FemtoRV: a minimalistic RISC-V CPU FemtoRV is a minimalistic RISC-V design, with easy-to-read Verilog sources directly written from the RISC-V specification. The most elementary version (quark), an RV32I core, weights 400 lines of VERILOG (documented version), and 100 lines if you remove the comments. There are also more elaborate...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
lambdaisland/deep-diff2ClojureOther2820190
chlorinejs/chlorineClojure45040
smalluban/express-coffeeCoffeeScriptJavaScript2000
stephendolan/lucky_diffCrystalJavaScriptShell11020
Aayushi-web/bubbleCSSHTML46090
devopzilla/guku-devxGoOther105050
ScerIO/packages.flutterDartJavaObjective-C39303280
MrSky12/Gainstation13BeestationEditionDMJavaScriptHTML2020
duckietown/challenge-aido_LF-baseline-duckietownDockerfileShellMakefile2000
vaibhav0726/Fortune-MakerEJSCSSJavaScript0040