bol-edu/caravel-soc

VerilogCAssemblyMakefile
This is stars and forks stats for /bol-edu/caravel-soc repository. As of 04 May, 2024 this repository has 14 stars and 17 forks.

全端IC設計工程師養成計劃 (FullStack IC Designer Development) The FullStack IC Designer Development will base on the Caravel SoC backbone. We target two ASIC tapeouts: Google Efabless SKY130 with open source EDA flow (Openlane & Efabless Caravel) and TSMC 0.18um with commercial EDA flow. We also plan to develop a validation system for the chips that come back as verification. FullStack IC Designer Development Caravel SoC Caravel SoC is a platform for developing RISC-V CPU based hardware and software referred...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
alexbudy/mips_processorVerilogCOther0000
Darren-Judd/Test-2Classic ASPC#0000
luoyikun/UnityUseWin32ApiASP.NETC#13060
Rojuinex/bclogin3.2Assembly0000
cmuratori/computer_enhanceC++AssemblyC34401000
shakenbird/igp-forum-siteAstroMDXTypeScript11080
jh3y/view-transition-sandboxAstroJavaScriptCSS19000
ireader/media-serverCC++Makefile2.7k01k0
google/perfettoC++TypeScriptPython2k02740
daaku/dakClojureJavaScriptCSS83010