Wevel/ExperiarSoC

RISC-V SoC designed for the Efabless Open MPW Program

VerilogOther
This is stars and forks stats for /Wevel/ExperiarSoC repository. As of 28 Apr, 2024 this repository has 10 stars and 1 forks.

ExperiarSoC RISC-V SoC designed for the Efabless Open MPW Program. This project Features Dual RV32I cores Per core SRAM JTAG interface External flash controller Shared video SRAM Configurable VGA output 3x UART ports + 1 internal to caravel 1x SPI ports 4x PWM counters with 4x separate outputs (2 are internal read only) Memory Map Macro Layout Build Status CaravelHost: Success ExperiarCore: Success Flash: Success Peripherals: Success Video: Success WishboneInterconnect: Success user_project_wrapper:...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
creativetimofficial/vuetify-material-dashboardVueSassJavaScript1.3k08010
HL7/JIRA-Spec-ArtifactsXSLTOther701000
kristoff-it/borkZigOther1700120
pineappleEA/pineapple-srcC++CKotlin3.6k02540
nextcloud/desktopC++QMLCMake2.6k+7736+3
primer/view_componentsRubyCSSHTML3700970
TomGrobbe/vMenuC#Other30303490
flyerhq/flutter_chat_uiDartC++CMake1.1k+3540+1
GEOS-ESM/GEOSradiation_GridCompFortranOther2000
isovector/marloHTMLHaskellOther18000