splinedrive/kianRiscV

KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog: multicycle, singlecycle and 5-stage pipelining Processor. Multicycle Soc with firmware that runs raytracer, mandelbrot, 3d hdmi gfx, dma controller, linux soc included, .

AGS ScriptAssemblyCVerilogTclSystemVerilogOtherlinuxcpufpgariscvverilogdividerice40multipliericoboardicebreakerpipelinedecp5rv32imice40hx1kulx3scyclone10lpicefunsoftcpuqmtech-boardlinuxsoc
This is stars and forks stats for /splinedrive/kianRiscV repository. As of 20 Apr, 2024 this repository has 312 stars and 22 forks.

KianV Linux RISC-V Harris Edition (SOC) RISC-V is an open standard instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. After successfully earning my **HarveyMuddX-ENGR85B** certification, I acquired the skills to design a hierarchical RISC-V CPU. In the previous year, I completed an exam on Building a RISC-V CPU Core. This experience led me to refine my prior RISC-V SOC, the kianv simple edition. This initial endeavor was a significant learning curve,...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
andygrunwald/andygrunwald.comMDXAstroJavaScript0020
delucis/astro-netlify-cms-starterAstroCSSJavaScript29080
acikkaynak/deprem-yardim-map-iframeAstroJavaScript13010
Azure-Samples/function-csharp-ai-textsummarizeBicepC#Dockerfile0030
Xilinx/meta-clangBitBakeHTMLC++0000
seanpm2001/Bliss_Browser_BrightScriptBrightscriptHTML9080
pointfeev/CreamInstallerC#1.6k0790
alexbatalov/fallout1-ceC++JavaCMake1k0600
decoder-it/LocalPotatoC++C466+3690
wesnoth/wesnothC++LuaPython4.7k09220