riscv-software-src/riscv-isa-sim

Spike, a RISC-V ISA Simulator

CC++M4MakefileShellAssembly
This is stars and forks stats for /riscv-software-src/riscv-isa-sim repository. As of 28 Apr, 2024 this repository has 1928 stars and 712 forks.

Spike RISC-V ISA Simulator About Spike, the RISC-V ISA Simulator, implements a functional model of one or more RISC-V harts. It is named after the golden spike used to celebrate the completion of the US transcontinental railway. Spike supports the following RISC-V ISA features: RV32I and RV64I base ISAs, v2.1 RV32E and RV64E base ISAs, v1.9 Zifencei extension, v2.0 Zicsr extension, v2.0 M extension, v2.0 A extension, v2.1 F extension, v2.2 D extension, v2.2 Q extension, v2.2 C extension, v2.0 Zbkb,...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
Xilinx/XRTCC++Python470+14180
builtbybel/TweakUIXC#PowerShell2970270
JJConsulting/JJMasterDataC#HTMLCSS1330160
jasontaylordev/NorthwindTradersC#TypeScriptHTML4.9k01.6k0
simplcommerce/SimplCommerceC#JavaScriptCSS4k+31.5k0
nuttyartist/notesC++QMLCMake3.3k02890
vcmi/vcmiC++JavaC3.5k03900
yourcelf/firestarterCoffeeScript0000
Adrien-Kourganoff/TP2_WEB_OCRESCSSHTML002830
WillMuijrers/will-wacky-websiteCSSHTML203680