pulp-platform/axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

SystemVerilogStataShellPythonMakefileasicfpgahardwarertlipsystemverilogaxinetwork-on-chipaxi4axi4-lite
This is stars and forks stats for /pulp-platform/axi repository. As of 23 Apr, 2024 this repository has 791 stars and 222 forks.

AXI SystemVerilog Modules for High-Performance On-Chip Communication This repository provides modules to build on-chip communication networks adhering to the AXI4 or AXI4-Lite standards. For high-performance communication, we implement AXI4+ATOPs from AXI5. For lightweight communication, we implement AXI4-Lite. We aim to provide a complete end-to-end communication platform, including endpoints such as DMA engines and on-chip memory controllers. Our design goals are: Topology Independence: We provide...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
HarisIqbal88/PlotNeuralNetTeXPythonShell20.1k+212.7k0
openbmc/docsTeXMakefile214+22950
cosmos/ibcTeXMakefile79203200
vdumoulin/conv_arithmeticTeXPython13.3k+142.2k0
cplusplus/draftTeXHTMLPug5.3k+5750+5
BlackSamorez/mipt_labPostScriptJupyter NotebookTeX158+21690
rioxwang/BUPTGraduateThesisTeXShellBatchfile36601070
harvard-ml-courses/cs181-s22-homeworksTeXJupyter NotebookPython60570
Wandmalfarbe/pandoc-latex-templateTeXShell5.4k+9904+2
terryum/awesome-deep-learning-papersTeXPython24.8k+74.5k+3