lowRISC/ibex

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilogPythonC++MakefileTclShellOtherhardwarerisc-vrv32cpucore
This is stars and forks stats for /lowRISC/ibex repository. As of 23 Apr, 2024 this repository has 1083 stars and 447 forks.

Ibex OpenTitan configuration Nightly Regression Ibex RISC-V Core Ibex is a production-quality open source 32-bit RISC-V CPU core written in SystemVerilog. The CPU core is heavily parametrizable and well suited for embedded control applications. Ibex is being extensively verified and has seen multiple tape-outs. Ibex supports the Integer (I) or Embedded (E), Integer Multiplication and Division (M), Compressed (C), and B (Bit Manipulation) extensions. Ibex was initially developed as part of the PULP...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
pulp-platform/fpga-supportSystemVerilogMakefileTcl4090
pulp-platform/axi_riscv_atomicsSystemVerilogStataVerilog390110
pulp-platform/axiSystemVerilogStataShell7910222+3
HarisIqbal88/PlotNeuralNetTeXPythonShell20.1k+212.7k0
openbmc/docsTeXMakefile214+22950
exacity/deeplearningbook-chineseTeXOther34.3k+369.1k+5
cosmos/ibcTeXMakefile79203200
vdumoulin/conv_arithmeticTeXPython13.3k+142.2k0
cplusplus/draftTeXHTMLPug5.3k+5750+5
BlackSamorez/mipt_labPostScriptJupyter NotebookTeX158+21690