chipsalliance/aib-phy-hardware

Advanced Interface Bus (AIB) die-to-die hardware open source

VerilogSystemVerilogForthTclCStataOther
This is stars and forks stats for /chipsalliance/aib-phy-hardware repository. As of 29 Mar, 2024 this repository has 111 stars and 27 forks.

Advanced Interface Bus (AIB) PHY This repository contains the RTL and cell models for the AIB interface. See the AIB Spec for the AIB Specification. September 26, 2022 AIB 1.0 Users (Spec rev 1.2) should go to Version 1.0 v1.0/rev2. AIB 2.0 Users (Spec rev 2.0.3) should go to Version 2.0 v2.0. Version 1.0 Version 1.0, Revision 1 (v1.0/rev1) The rev1 open source AIB release is the same as the original moved from https://github.com/intel/aib-phy-hardware. The rev1 directory structure is: ├── aib_lib ...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
alexforencich/verilog-uartVerilogPythonMakefile31301100
the-pudding/censorshipSvelteJavaScriptCSS44000
yashash1511/win11SvelteSvelteCSSTypeScript1.4k0390
ksz-ksz/rxjs-insightsTypeScriptJavaScriptOther3420130
ichitaro/carla-trailTypeScriptJavaScriptGLSL1100120
DouyinFE/semi-designTypeScriptJavaScriptSCSS7.3k05940
Devipriya1921/Physical_Design_Using_OpenLANE_Sky130VerilogTcl2050
vinayrayapati/iiitb_rv32iVerilogOther6020
stnolting/neorv32-verilogVerilogVHDLShell28080
tjhorner/upsy-deskyShellC++3720110