SpinalHDL/SpinalHDL

Scala based HDL

ScalaVerilogPythonVHDLSystemVerilogC++Otherscalafpgavhdlrtlverilog
This is stars and forks stats for /SpinalHDL/SpinalHDL repository. As of 25 Apr, 2024 this repository has 1379 stars and 276 forks.

About SpinalHDL SpinalHDL is: A language to describe digital hardware Compatible with EDA tools, as it generates VHDL/Verilog files Much more powerful than VHDL, Verilog, and SystemVerilog in its syntax and features Much less verbose than VHDL, Verilog, and SystemVerilog Not an HLS, nor based on the event-driven paradigm Only generates what you asked it in a one-to-one way (no black-magic, no black box) Not introducing area/performance overheads in your design (versus a hand-written VHDL/Verilog...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
chipsalliance/rocket-chipScalaPythonC++2.8k+71k+5
lichess-org/lilaScalaTypeScriptSCSS13.6k+172k+4
Netflix/atlasScalaJavaOther3.3k02810
typelevel/cats-effectScalaOther1.9k04910
twitter/utilScalaJavaStarlark2.7k06020
OpenXiangShan/XiangShanScalaPythonOther4k05450
twitter/finatraScalaStarlarkJava2.3k04200
enso-org/ensoRustScalaJava6.6k02450
scalameta/metalsScalaOther1.9k03000
racket/racketSchemeRacketC4.6k06440