SpinalHDL/NaxRiscv

ScalaC++PythonTclMakefileVerilogC
This is stars and forks stats for /SpinalHDL/NaxRiscv repository. As of 23 Apr, 2024 this repository has 177 stars and 29 forks.

NaxRiscv An RISC-V core currently characterised by : Out of order execution with register renaming Superscalar (ex : 2 decode, 3 execution units, 2 retire) (RV32/RV64)IMAFDCSU (Linux / Buildroot works on hardware) High perf config : 2.93 DMIPS/Mhz, 5.02 Coremark/Mhz, 1.67 Embench-iot baseline (Cortex M4) @ 155 Mhz + 13.3 KLUT on Artix 7-3 Portable HDL, but target FPGA with distributed ram (Xilinx series 7 is the reference used so far) Target a (relatively) low area usage and high fmax (not the best...
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
sequencer/arithmeticScalaNix26+160
sequencer/tilelinkScalaNixMakefile4030
purescm/purescmPureScriptSchemeHaskell46+22+1
dw218192/CIS660_pdf2evalTclPythonCython0000
mayooear/gpt4-pdf-chatbot-langchainTypeScriptCSSJavaScript13.4k+922.9k+14
Privoce/Bot-StudioTypeScriptJavaScriptShell2790430
EE2026-AY2023/EE2026-FPGA-ProjectVerilogVHDLTcl0040
vueschool/laravel-backends-for-vuejs-3VueCSSTypeScript130150
zuiko21/minimOSAssemblyCHTML21040
Azure-Samples/todo-python-mongo-swa-funcBicepTypeScriptPython140140