IntelLabs/riscv-vector

Vector Acceleration IP core for RISC-V*

ScalaOther
This is stars and forks stats for /IntelLabs/riscv-vector repository. As of 09 May, 2024 this repository has 27 stars and 1 forks.

riscv-vector Vector Acceleration IP core for RISC-V*. Introduction Vector Acceleration IP core for RISC-V* is a flexible RISC-V Vector unit that aims to support RISC-V Vector extension. The interface is based on OVI (Open Vector Interface) in order to integrate with different scalar cores. The code is written with Chisel. Status Under test License Only the OVI(Open Vector Interface) is under Solderpad Hardware License v2.1 and others follow the Mulan PSL v2.
Read on GithubGithub Stats Page
repotechsstarsweeklyforksweekly
hiddify/Hiddify-ServerShellJinjaJavaScript2.9k04370
w3f/ring-vrfTeXRustOther300110
gkd-kit/subscriptionTypeScriptOther5530580
lambertjamesd/n64brew2023CLuaMakefile104060
microsoft/OSSGadgetC#HTMLOther2690450
headsupdisplay/ArduinoOtherC++C0000
sitehostnz/ip-ua-dataDIGITAL Command LanguageRubyNewLisp3030
JCSDA/CRTM_coefFortranC++Shell1000
posit-conf-2023/quarto-rHTMLCSSJavaScript140130
Liubsyy/HotSecondsIDEAJavaOther156+624+2